Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Verification Engineer - IP Functional & Performance Verification @ Luxoft

Home > Quality Assurance and Testing

 Verification Engineer - IP Functional & Performance Verification

Job Description

Project description

We are looking for a Verification Engineer to work on IP-level functional and performance verification using a UVM-based environment. The role involves integrating System C models into UVM, performing functional and performance correlation with RTL, and debugging issues to support timely delivery of RTL-aligned models.

Responsibilities
  • Develop and maintain UVM-based verification environments for complex IP blocks, ensuring comprehensive functional coverage.
  • Create, execute, and debug testcases in System Verilog to validate RTL functionality and identify design issues early in the cycle.
  • Analyze design specifications and define verification plans, coverage goals, and test strategies aligned with project requirements.
  • Collaborate closely with design, architecture, and validation teams to drive resolution of functional bugs and ensure high-quality deliverables.
  • Continuously improve verification workflows by enhancing testbench components, refining methodologies, and promoting best practices.
Skills

Must have

  • 5-8 years of experience in UVM-based IP-level verification.
  • Strong hands-on expertise in:
  • System Verilog and UVM methodology
  • RTL verification and debugging
  • Solid understanding of digital design concepts and verification methodologies.
  • Excellent communication and collaboration skills.
  • Ownership mindset with a focus on quality and timely delivery.

Nice to have

  • Experience with NOC Subsystem
  • Good Knowledge of Memory Protocols DDR, LPDDR, HBM
  • SystemC/TLM modeling concepts
  • Experience with SystemC-RTL co-simulation setups.
  • Knowledge of profiling and performance analysis techniques.
  • Exposure to C++ modeling and high-level performance models.
  • Experience with scripting languages (Python, Perl, Shell) for automation.

Job Classification

Industry: Legal
Functional Area / Department: Engineering - Software & QA
Role Category: Quality Assurance and Testing
Role: Post Silicon Test Engineer
Employement Type: Full time

Contact Details:

Company: Luxoft
Location(s): Hyderabad

+ View Contactajax loader


Keyskills:   debugging python automation c shell digital design TLM modeling perl uvm verilog

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

Quality Engineering Lead (Test Lead)

  • Accenture
  • 8 - 11 years
  • Hyderabad
  • 5 days ago
₹ Not Disclosed

Quality Engineering Lead (Test Lead)

  • Accenture
  • 8 - 11 years
  • Hyderabad
  • 5 days ago
₹ Not Disclosed

Automation Engineer

  • Cognizant
  • 5 - 7 years
  • Hyderabad
  • 9 days ago
₹ Not Disclosed

Functional Consultant L2

  • Wipro
  • 8 - 10 years
  • Hyderabad
  • 9 days ago
₹ Not Disclosed

Luxoft

Luxoft India LLP