We are looking for a Verification Engineer to work on IP-level functional and performance verification using a UVM-based environment. The role involves integrating System C models into UVM, performing functional and performance correlation with RTL, and debugging issues to support timely delivery of RTL-aligned models.
Must have
Nice to have

Keyskills: debugging python automation c shell digital design TLM modeling perl uvm verilog