Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Senior Design Verification Engineer @ Einfochips

Home > Hardware






Einfochips  Senior Design Verification Engineer

Job Description

Senior / Lead Design Verification Engineer

Role: Design Verification

Experience: 5+ Years
Employment Type: Full-time

Role Overview

We are looking for experienced Senior and Lead Design Verification Engineers to drive verification activities for complex ASIC/SoC designs. The ideal candidate will be responsible for defining verification strategies, developing scalable verification environments, mentoring engineers, and ensuring high-quality project delivery across multiple programs.

Key Responsibilities

  • Lead end-to-end functional verification for ASIC/SoC designs
  • Define verification plans, methodologies, and coverage goals
  • Architect and develop reusable, scalable verification environments
  • Develop and maintain testbenches using SystemVerilog and UVM
  • Drive functional, code, and assertion coverage closure
  • Collaborate closely with Design, DFT, Physical Design, and Validation teams
  • Review specifications, identify corner cases, and ensure robust verification coverage
  • Debug complex issues at block, subsystem, and SoC level
  • Ensure adherence to project schedules, quality standards, and best practices
  • Mentor and guide junior verification engineers
  • Participate in technical reviews and customer discussions

Required Skills & Experience

  • 5+ years of hands-on experience in Design Verification
  • Strong expertise in SystemVerilog and UVM methodology
  • Solid understanding of ASIC/SoC architecture and verification flow
  • Experience in building verification environments from scratch
  • Strong knowledge of functional coverage, assertions (SVA), scoreboards, and checkers
  • Expertise in debugging complex verification issues
  • Experience with industry-standard simulators and verification tools
  • Prior experience in technical leadership, mentoring, or team handling is preferred
  • Good understanding of verification closure methodologies

Good to Have

  • Experience with low-power verification (UPF)
  • Exposure to formal verification or emulation platforms
  • Scripting knowledge in Python, Perl, or Shell
  • Experience with high-speed protocols such as PCIe, USB, DDR, Ethernet, AXI, or AMBA
  • Experience in SoC-level verification and subsystem integration

Soft Skills

  • Strong communication and stakeholder management skills
  • Ability to drive technical discussions and design reviews
  • Strong ownership mindset with focus on quality and timely delivery
  • Excellent problem-solving and analytical skills
  • Ability to work effectively in cross-functional and global teams

Job Classification

Industry: Electronic Components / Semiconductors
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Design Verification Engineer
Employement Type: Full time

Contact Details:

Company: Einfochips
Location(s): Noida, Gurugram

+ View Contactajax loader


Keyskills:   Design Verification SOC Verification PCIE UVM Ddr Axi ASIC Verification Amba Verilog Ethernet Ahb System Verilog Ip Verification

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

Design Engineer- PNR/STA

  • VMware
  • 4 - 9 years
  • Bengaluru
  • 1 day ago
₹ Not Disclosed

Hardware Engineer For Networking or Telecom Product- Gurgaon

  • Recruit Hunt
  • 5 - 10 years
  • Noida, Gurugram
  • 5 days ago
₹ Not Disclosed

Hiring Drive: Multiple Vlsi Engineering Roles | Hyderabad

  • ZettaMine Labs
  • 2 - 7 years
  • Hyderabad
  • 8 days ago
₹ -8 Lacs P.A.

FPGA validation Engineer

  • UST
  • 5 - 10 years
  • Hyderabad
  • 8 days ago
₹ Not Disclosed

Einfochips

www.einfochips.com