FPGA validation Engineer @ UST

Home > Hardware

FPGA validation Engineer

UST
5 - 10 years
Hyderabad
2 days ago
Email to a friend
Report this job

Job Description

Roles and Responsibilities :

Design, develop, and execute test plans for silicon validation of DDR memory products.
Collaborate with cross-functional teams to identify and resolve issues related to hardware design, firmware development, and system integration.
Develop and maintain documentation on test procedures, results, and defect reports.
Troubleshoot complex problems using debugging tools such as oscilloscopes, logic analyzers, etc.

Job Requirements :

5-10 years of experience in silicon validation engineering with expertise in DDR memory technologies (DDR4/DDR5).
Strong understanding of SERDES protocols (e.g., PCIe Gen2/3/4) and their application in high-speed data transfer.
Experience working with various types of memories including DRAM, flash memory, EEPROMs, etc.

Job Classification

Industry: IT Services & Consulting
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Hardware - Other
Employement Type: Full time

Contact Details:

Company: UST
Location(s): Hyderabad

+ View Contact

Login

Candidates can login here to view contacts and apply.

Sign In Sign Up

Email:

Password:

Password too short

To create your profile, apply for a job or make a registration

Your name (*)

Email (*)

Mobile (*)

Preferred City (* max. 2 w/comma)

Designation / Expected Role

Current / Recent Company (*)

Experience (*)

Expected Salary (*)

Desired Industry (*):

Functional area / Department (*):

Enter Skills (key skills, subjects, technologies & roles to use in search)

Write briefly about yourself, your experience and education (*)

Attach Resume Max 2.38 MB (RTF, PDF, DOC, DOCX formats only parsed)

Please, check the file size and type.

Add social media [ + ]

Create password

I agree with website service terms and conditions

Candidates are expected to provide most recent and accurate profile information, inappropriate content is strictly prohibited!

Keyskills: FPGA Validation Ddr Silicon Validation Serdes Post Silicon Validation

Fraud Alert to job seekers!

₹ Not Disclosed

Job application

We will notify the employer with your details. You can also attach a resume or a cover letter.

Sign In Sign Up

Email:

Password:

Password too short

To create your profile, apply for a job or make a registration

Your name (*)

Email (*)

Mobile (*)

Preferred City (* max. 2 w/comma)

Designation / Expected Role

Current / Recent Company (*)

Experience (*)

Expected Salary (*)

Desired Industry (*):

Functional area / Department (*):

Enter Skills (key skills, subjects, technologies & roles to use in search)

Write briefly about yourself, your experience and education (*)

Attach ResumeMax 2.38 MB (RTF, PDF, DOC, DOCX formats only parsed)

Please, check the file size and type.

Add social media [ + ]

Create password

I agree with website service terms and conditions

Similar positions

Hiring Drive: Multiple Vlsi Engineering Roles | Hyderabad

ZettaMine Labs

2 - 7 years

Hyderabad

2 days ago

₹ -8 Lacs P.A.

Design Verification Engineer

Capgemini

3 - 6 years

Bengaluru

3 days ago

₹ Not Disclosed

Lead FPGA Verification Engineer

UST

8 - 20 years

Bengaluru

3 days ago

₹ Not Disclosed

Lead FPGA Design Engineer

UST

10 - 20 years

Bengaluru

3 days ago

₹ Not Disclosed

UST

Startek (Aegis Customer Support Services Pvt. Ltd.) Aegis Customer Support Services Private Limited.

FPGA validation Engineer @ UST

Home > Hardware