Your browser does not support javascript! Please enable it, otherwise web will not work for you.

SOC Verification Engineer @ UST

Home > Software Development






 SOC Verification Engineer

Job Description

Roles and Responsibilities :

  • Design and develop testbenches using SystemVerilog, UVM, and PCIe protocol for SOC verification.
  • Collaborate with cross-functional teams to identify requirements and create test plans, cases, and scenarios.
  • Develop GPIO drivers and monitors to interface with external devices during testing.
  • Analyze results, debug issues, and provide detailed reports on test execution.

Job Requirements :

  • 4-12 years of experience in SOC verification engineering.
  • Strong understanding of C programming language for scripting tasks.
  • Proficiency in System Verilog, UVM, PCIe protocols for design verification.

Job Classification

Industry: IT Services & Consulting
Functional Area / Department: Engineering - Software & QA
Role Category: Software Development
Role: Software Development - Other
Employement Type: Full time

Contact Details:

Company: UST
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   SOC Verification UVM System Verilog C Programming Language PCIE Gpio

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

Senior Associate

  • Sapient
  • 5 - 12 years
  • Pune
  • 10 days ago
₹ Not Disclosed

Resource Management Associate

  • CGI
  • 3 - 6 years
  • Bengaluru
  • 6 hours ago
₹ Not Disclosed

Software Engineer

  • Expleo
  • 5 - 9 years
  • Chennai
  • 13 hours ago
₹ Not Disclosed

Software Engineering Manager- Data and Analytics

  • Wells Fargo
  • 5 - 10 years
  • Hyderabad
  • 2 days ago
₹ Not Disclosed

UST

Startek (Aegis Customer Support Services Pvt. Ltd.) Aegis Customer Support Services Private Limited.