RTL Lead VLSI
- Capgemini
- 8 - 13 years
- Hyderabad
- 3 months ago
- Email to a friend
- Report this job
Job Description
Title- RTL Technical Lead- VLSI Design
Experience: 7-12 years
Industry: Semiconductors / Electronics / VLSI
Employment Type: Full Time
We are seeking a highly skilled and motivated RTL Lead to join our VLSI design team. The ideal candidate will have strong expertise in SoC integration, RTL coding, and front-end design flows. You will be responsible for leading RTL development, driving integration efforts, and ensuring design quality across multiple projects.
Roles and Responsibilities
- Lead RTL design and integration of complex SoC architectures using Verilog/SystemVerilog.
- Own and execute SoC integration tasks including IP stitching, bus protocols, and top-level connectivity.
- Perform static checks using SpyGlass Lint, CDC analysis, and DC Synthesis.
- Collaborate with cross-functional teams including verification, physical design, and DFT.
- Develop automation scripts using TCL, Perl, Python, or Shell to optimize design flows.
- Ensure design quality through thorough reviews, documentation, and compliance with SoC flow standards.
- Work with tools like VCLSP for low-power design and verification.
- Mentor junior engineers and contribute to technical leadership within the team.
Desired Candidate Profile
- B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or related field.
Primary Skills:
VHDL, Verilog, Micro-architecture, RTL coding, CDC, Lint, Synthesis, STA, IP development, SoC integration, VCLP, scripting - Perl, Python, Shell, and Tcl.
Secondary Skills:
Synopsis/Cadence tool flow, ARM Coretex, DMA, DDR, SPI, I2C, UART, AHB/AXI/APB, Ethernet, USB, PCIe, Mipi CSI/DSI, LPDDR.
Please share cv at ar**********r@ca******i.com
Job Classification
Industry: IT Services & ConsultingFunctional Area / Department: Engineering - Hardware & NetworksRole Category: HardwareRole: ASIC / RTL / Logic Design EngineerEmployement Type: Full timeContact Details:
Company: CapgeminiLocation(s): Hyderabad
Keyskills: Cdc ASIC Verilog RTL Coding RTL Design python ASIC Synthesis Architecture Shell Scripting Lint VLSI Design Soc Design VHDL Synthesis Spyglass perl IP development
Similar positions
Job Listings
We are in open beta version of website, please let us know if any issues, at: info(at)indigojobs.in