PD Lead
- ACL Digital
- 11 - 12 years
- Bengaluru
- 7 months ago
- Email to a friend
- Report this job
Job Description
Roles and Responsibility
PD:
Technical Skills:
Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design
Deep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks and signoff DRC/LVS closure
Responsible for independent planning and execution of all aspects of physical design including floor planning, place and route, Clock Tree Synthesis, Clock Distribution, extraction, Timing closure, Power and Signal Integrity Analysis, Physical Verification, DFM
Must have participated in all stages of the design (floor planning, placement, CTS, routing, physical verification, IREM)
Well versed with the timing closure (STA), timing closure methodologies
Good Understanding of DRC, LVS,ERC and PERC rule files for lower tech node layout verification
Experience in lower tech node (
Good automation skills in PERL, TCL and EDA tool-specific scripting
Able to take complete ownership for Block/sub-system for complete execution cycle
Out of box thinking to meet tighter PPA requirements
Qualification:
BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design
Detailed knowledge of EDA tools and flows, Fusion compiler based RTL2GDS flow is desired
Experience - 11+
Job Classification
Industry: IT Services & ConsultingFunctional Area / Department: Engineering - Hardware & NetworksRole Category: HardwareRole: Design Team LeadEmployement Type: Full timeContact Details:
Company: ACL DigitalLocation(s): Bengaluru+ View Contact
Keyskills: Automation ASIC Timing closure Product innovation Consulting Physical verification Perl Floor planning Signal integrity Physical design
Fraud Alert to job seekers!
₹ Not Disclosed
Similar positions
Job Listings
We are in open beta version of website, please let us know if any issues, at: info(at)indigojobs.in