Design and Verification Engineer
- Einfochips
- 4 - 9 years
- Noida, Gurugram
- 21 days ago
- Email to a friend
- Report this job
Job Description
Key Responsibilities
- Develop and maintain SystemVerilog/UVM-based verification environments for IP/SoC-level designs
- Perform protocol-level verification for PCIe Gen 5+ and UCIe
- Define verification plans, coverage models, and test scenarios
- Develop reusable testbenches, sequences, drivers, monitors, and scoreboards
- Analyze functional coverage, debug failures, and close coverage
- Work closely with design, architecture, and validation teams to ensure protocol compliance
- Support regression execution and issue triage
- Ensure verification quality, completeness, and on-time delivery
Experience required
- 5+ years of hands-on experience in Design Verification
- Strong proficiency in SystemVerilog and UVM
- Protocol verification experience is mandatory
- Hands-on experience with PCIe Gen 5 or above
- Experience with UCIe protocol
- Excellent debugging and problem-solving skills
Educational Qualification
- B.E./B.Tech or M.E./M.Tech in Electronics / Electrical / Computer Engineering or related field
Job Classification
Industry: Electronic Components / SemiconductorsFunctional Area / Department: Engineering - Hardware & NetworksRole Category: Hardware and Networks - OtherRole: Hardware and Networks - OtherEmployement Type: Full timeContact Details:
Company: EinfochipsLocation(s): Noida, Gurugram+ View Contact
Keyskills: Design Verification ASIC Verification SOC Verification Functional Verification PCIE ucie UVM Ip Verification
Fraud Alert to job seekers!
₹ 15-30 Lacs P.A
Similar positions
Job Listings
We are in open beta version of website, please let us know if any issues, at: info(at)indigojobs.in