Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Lead DFT Engineer @ VMware

Home > Hardware

 Lead DFT Engineer

Job Description

Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
The position requires an energetic, proactive, self- starting person, who is able to lead and coordinate full chip DFT task and work closely with other DFT engineers to explor e new methodologies. You must possess strong technical kn owledge in the area of design-for-test (DFT). Design for Test Engineer to perform any of the follo wing ASIC design tasks: - Develop best in class, highest quality DFT methodol ogies for all design teams in meeting all test requirements & silicon quality standards - Implement/design/validate all DFT RTL/IP, required by all designs. - Drive latest DFT tools to produces highest quality DFT RTL/IP. - Drive ATPG generation/validation. - Work with RTL design, test engineering teams to imp lement highest quality DFT implementation. - Verify chip design for all DFT requirements, this i ncludes DFT functional verification, DFT coverage verification a nd static timing analysis. - Static Timing/Noise/Coupling Analysis for test mod es at chip level. - Generating clear documentation & easy to use scrip ts to support DFT flows. - Evaluation of tools in the development of DFT flow s. - Responsible for day to day coordination of DFT des ign activity and resources, in meeting project schedules . - work with ATE test engineers to debug production te st patterns
.

Job Classification

Industry: Software Product
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: ASIC / RTL / Logic Design Engineer
Employement Type: Full time

Contact Details:

Company: VMware
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   RTL design ASIC Quality standards DFT Chip design atpg Silicon Test engineering Testing

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

SOC/Subsystem/IP DV Engineer

  • VMware
  • 12 - 16 years
  • Bengaluru
  • 3 days ago
₹ Not Disclosed

Rtl Design Engineer-lead

  • Capgemini
  • 6 - 10 years
  • Bengaluru
  • 3 days ago
₹ Not Disclosed

PCIe Protocol Verification Engineer

  • Luxoft
  • 5 - 10 years
  • Hyderabad
  • 5 days ago
₹ Not Disclosed

PCB Layout Engineer

  • Capgemini
  • 2 - 6 years
  • Hyderabad
  • 9 days ago
₹ Not Disclosed

VMware

At VMware, we believe that software has the power to unlock new opportunities for people and our planet. We look beyond the barriers of compromise to engineer new ways to make technologies work together seamlessly. Our compute, cloud, mobility, networking and security offerings form a digital founda...