Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Senior Physical Design Engineer @ Einfochips

Home > Hardware

 Senior Physical Design Engineer

Job Description

ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal integrity, Power grid analysis atc in ASIC PNR Flow
Engineer will be responsible for executing the block level place and route assignments from Netlist through GDS flow
Should be able to do full chip implementation of complex SoCs (RTL-to-GDSII), but it is not must.
To close STA timing across all corners and modes for blocks and should be able to generate ECO independently.
Will be responsible to Work with design teams for closing CTS, IO timing, DFT timing.
Responsible for digital design automation, flow-automation and regression across RTL-to-GDSII.
To ensure successful delivery of his block(s) to customersESSENTIAL SKILLS & EXPERIENCEMinimum Experience required is 5 Years in Physical Design
Strong fundamentals on Physical design including Floorplan, power grid analysis, placement, cts, routing, DRC-LVS closure, timing closure, antenna fixing, signal integrity on 65nm, 45nm, 28nm, 16nm geometry.
Sound expertise in Tcl, Perl, Shell scripting. Technically sound & good team player
Hands-on experience with Place and Route tools (Synopsys - ICC, Cadence Innovus / Encounter) is a must.
Experience on latest technology (28nm,16nm,7 nm)EDUCATION BACKGROUNDB.E./ B.S./ B.Tech/ M.S./ M.Tech in VLSI/Electronics/Electrical/Computer/Instrumentation Engineering.

Job Classification

Industry: Electronic Components / Semiconductors
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Physical Design / Layout Engineer
Employement Type: Full time

Contact Details:

Company: Einfochips
Location(s): Hyderabad

+ View Contactajax loader


Keyskills:   PNR Physical design STA Physical Verification Timing Analysis Timing Closure Floorplan Static Timing Analysis

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

PCB Layout Engineer

  • Capgemini
  • 2 - 6 years
  • Hyderabad
  • 5 days ago
₹ Not Disclosed

Senior IT Hardware Support Engineer

  • Unisys
  • 3 - 8 years
  • Bengaluru
  • 7 days ago
₹ Not Disclosed

Desktop Support Engineer- Indore

  • 3i Infotech
  • 1 - 3 years
  • Indore
  • 9 days ago
₹ 50,000-2.5 Lacs P.A.

Immediate opening For Desktop Support Engineer For Mum / Goa Location

  • Kyndryl
  • 1 - 3 years
  • Mumbai
  • 9 days ago
₹ 1.25-3.25 Lacs P.A.

Einfochips

eInfochips, an Arrow company, is a leading global provider of product engineering and semiconductor design services. With over 500+ products developed and 40M deployments in 140 countries, eInfochips continues to fuel technological innovations in multiple verticals. The companys service offerings in...