Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Asic Verification Engineer @ VMware

Home > Hardware

 Asic Verification Engineer

Job Description

Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
What You can Expect -
- Work on Latest cutting edge CSG Switches.
- To be part of the team working on defining many Firsts for the AI Network Infrastructure Ecosystem.
- Develop and maintain verification Environment in Mix of SV/UVM.
- Understanding of the End to End spec along with Network & System topology.
- Closely working with Arch/uArch/Design team for Test Plan development and closure of the feature set across Blocks/Top level.
- Coverage Closures, Gate Level Simulations along with end to end verification cycle.
What we are looking for -
- Bachelors/Masters/PhD with Verification experience of 8+ years
- Wide exposure to chip level (SoC) verification and SystemVerilog/UVM methodology a MUST
- Exposure to any one of the scripting languages - Perl or Python or SED/Awk
- Expertise in Co-Simulations (HW/SW) Flow and debugs
- Knowledge of networking protocols(L2/L3/L4, 1588TS, UEC) desired but not necessary.
- Expertise in the High Speed bus protocols desired - PCIe, Ethernet, AXI4.0
- Exposure the Chip level Interconnect/Testability Functions - JTAG, I2C, PLLs etc
- Experience in GLS, Coverage Driven Methodology, ATE
- Good exposure in Simulation tool usage for simulation (VCS) and waveform debug(Verdi) and formal tools like Jasper.
- Exposure to Test Bench Accelerators /Emulation Platforms.
-
.

Job Classification

Industry: Software Product
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Design Verification Engineer
Employement Type: Full time

Contact Details:

Company: VMware
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   JTAG Networking protocols Simulation Architecture Ethernet Test planning Perl PCIE UVM Python

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

SOC/Subsystem/IP DV Engineer

  • VMware
  • 12 - 16 years
  • Bengaluru
  • 3 days ago
₹ Not Disclosed

Rtl Design Engineer-lead

  • Capgemini
  • 6 - 10 years
  • Bengaluru
  • 4 days ago
₹ Not Disclosed

PCIe Protocol Verification Engineer

  • Luxoft
  • 5 - 10 years
  • Hyderabad
  • 6 days ago
₹ Not Disclosed

PCB Layout Engineer

  • Capgemini
  • 2 - 6 years
  • Hyderabad
  • 10 days ago
₹ Not Disclosed

VMware

At VMware, we believe that software has the power to unlock new opportunities for people and our planet. We look beyond the barriers of compromise to engineer new ways to make technologies work together seamlessly. Our compute, cloud, mobility, networking and security offerings form a digital founda...