Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Senior Rtl Design Engineer @ ThunderSoft

Home > Hardware

 Senior Rtl Design Engineer

Job Description

Greetings from ||Thundersoft||

Key Responsibilities:

  • Define and develop micro-architecture for complex digital blocks and/or SoC subsystems.
  • Develop synthesizable RTL using Verilog/SystemVerilog for new designs and enhancements.
  • Own end-to-end design tasks including coding, linting, CDC, SDC generation, and synthesis.
  • Perform RTL integration of IP blocks and subsystems into the top-level SoC.
  • Collaborate with verification, DV, and validation teams to drive high-quality designs.
  • Work with the physical design team to address timing, area, and power goals.
  • Contribute to design documentation, design reviews, and support silicon bring-up.
  • Lead or mentor junior team members as needed.
  • Interface with cross-functional teams including software, DFT, and systems architecture.

Required Qualifications:


  • Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or a related field.
  • 10+ years of experience in ASIC RTL design and development.
  • Expert in RTL coding (Verilog/SystemVerilog) and digital design principles.
  • Strong knowledge of SoC architecture, bus protocols (AXI, AHB, APB), and memory subsystems.
  • Experience with synthesis, timing constraints (SDC), and understanding of STA.
  • Proficient in tools such as Synopsys Design Compiler, VCS, Spyglass, etc.
  • Deep understanding of low-power design techniques, clock gating, power domains (UPF).
  • Familiarity with simulation and debugging tools.

Job Classification

Industry: Hardware & Networking
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: ASIC / RTL / Logic Design Engineer
Employement Type: Full time

Contact Details:

Company: ThunderSoft
Location(s): Hyderabad

+ View Contactajax loader


Keyskills:   Cdc Spyglass Lint ASIC Design RTL Design ASIC Synthesis RTL Coding

 Job seems aged, it may have been expired!
 Fraud Alert to job seekers!

₹ 20-32.5 Lacs P.A

Similar positions

SOC/Subsystem/IP DV Engineer

  • VMware
  • 12 - 16 years
  • Bengaluru
  • 3 days ago
₹ Not Disclosed

Rtl Design Engineer-lead

  • Capgemini
  • 6 - 10 years
  • Bengaluru
  • 3 days ago
₹ Not Disclosed

PCIe Protocol Verification Engineer

  • Luxoft
  • 5 - 10 years
  • Hyderabad
  • 5 days ago
₹ Not Disclosed

PCB Layout Engineer

  • Capgemini
  • 2 - 6 years
  • Hyderabad
  • 9 days ago
₹ Not Disclosed

ThunderSoft

Subhajit kar (Proprietor of Thundersoftglobal)