Your browser does not support javascript! Please enable it, otherwise web will not work for you.

ASIC Engineer, Design Verification @ Meta

Home > Hardware

 ASIC Engineer, Design Verification

Job Description

Apply to this job
Meta is hiring Application-Specific Integrated Circuit (ASIC) Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a team working with the best in the industry, focused on developing ASIC solutions for Meta s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. Along with traditional simulation, use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
ASIC Engineer, Design Verification Responsibilities
  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
Minimum Qualifications
  • Bachelors degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Track record of first-pass success in ASIC (Application-Specific Integrated Circuit) development cycles
  • 5+ years of experience in SystemVerilog/UVM (Universal Verification Methodology) and/or C/C++ based verification
  • 5+ years experience in IP/sub-system and/or SoC (System on Chip) level verification based on SystemVerilog UVM and OVM (Open Verification Methodology) based methodologies
  • Experience in one or more of the following areas along with functional verification - System Verilog Assertions, Formal, Emulation
  • Experience in EDA/Electronic Design Automation tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Preferred Qualifications
  • 8+ years of experience in development of UVM based verification environments from scratch
  • Experience in IP, sub-system and SoC level verification using SystemVerilog, UVM
  • Experience with IP or integration verification of high-speed interfaces like AMBA, PCIe (Peripheral Component Interconnect Express), DDR (Double Data Rate), Ethernet
  • Experience with verification of ARM/RISC-V based sub-systems or SoC (Systems on Chip)
  • Experience with Design verification of Data-center applications like Video, Artificial Intelligence/Machine Learning (AI/ML) and Networking designs
  • Experience with revision control systems like Mercurial, Git or SVN
  • Experience working across and building relationships with cross-functional design, model and emulation teams
.
.

Job Classification

Industry: Internet
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Design Verification Engineer
Employement Type: Full time

Contact Details:

Company: Meta
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   Computer science C++ ASIC Networking SOC Ethernet Perl System verilog PCIE Python

 Job seems aged, it may have been expired!
 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

Lead Hardware Design Engineer

  • Einfochips
  • 8 - 13 years
  • Pune
  • 13 days ago
₹ Not Disclosed

Senior Physical Design Engineer

  • Einfochips
  • 4 - 9 years
  • Hyderabad
  • 17 days ago
₹ Not Disclosed

IC Verification Engineer

  • VMware
  • 5 - 10 years
  • Bengaluru
  • 2 days ago
₹ Not Disclosed

IC Verification Engineer

  • VMware
  • 5 - 10 years
  • Bengaluru
  • 4 days ago
₹ Not Disclosed

Meta

GATEMAAN: A Trademark of Nithyaa Sai Metal Technics LLP (NSMT LLP) which, is a leading fabrication established in 1986. In its 30 years journey, NSMT worked as preferred partner for more than 90% of the leading construction companies in India. Basis extensive research and first-hand analysis of ma...