Your browser does not support javascript! Please enable it, otherwise web will not work for you.

STA Engineer @ Capgemini

Home > Hardware

 STA Engineer

Job Description

  We are seeking a highly skilled and experienced Physical Design Engineer to join our team. The ideal candidate will have hands-on experience in chip-level and block-level physical design, timing closure, and signoff processes. This role requires proficiency in industry-standard tools and scripting, along with a strong understanding of design constraints and methodologies.  Key Responsibilities:  Perform chip-level floorplanning, partitioning, timing budget generation, and power planning.Execute top-level place and route (PnR), clock tree synthesis (CTS), block integration, and ECO generation.Handle block-level implementation from netlist to GDSII.Drive timing closure for high-frequency blocks and manage blocks with high instance counts (1M+).Ensure signoff closure for timing (including SI and OCV), power, IR drop, and physical verification.Apply signal integrity (SI) prevention and fixing methodologies.Conduct layout edits and physical design optimizations.Automate design tasks and manage UNIX-based environments.  Primary
Skills:
  •   Chip-level and block-level physical design expertise.Hands-on experience with Synopsys ICC and PrimeTime.Proficient in signoff closure for timing, power, IR, and physical verification.Strong understanding of SI and OCV impacts and mitigation strategies.Experience with high-frequency designs and large instance count blocks.Proficient in layout editing techniques.  Secondary
    Skills:
  •   Familiarity with Mentor Olympus and Atoptech toolsets.Experience in design automation.Proficiency in UNIX systems.Scripting knowledge in Tcl and/or PERL.  Educational Qualification: Bachelors or Masters degree in Electrical Engineering, Electronics, VLSI, or a related field.
  • Job Classification

    Industry: IT Services & Consulting
    Functional Area / Department: Engineering - Hardware & Networks
    Role Category: Hardware
    Role: Hardware Platform Engineer
    Employement Type: Full time

    Contact Details:

    Company: Capgemini
    Location(s): Hyderabad

    + View Contactajax loader


    Keyskills:   physical design unix system perl closure editing c++ socket programming sql plsql unix shell scripting drc linux shell scripting tcl synthesis sta cts primetime lvs 185114 signal integrity floor planning timing closure pnr synopsys vlsi unix

     Job seems aged, it may have been expired!
     Fraud Alert to job seekers!

    ₹ Not Disclosed

    Similar positions

    Products & Systems Engineer

    • Capgemini
    • 3 - 6 years
    • Bengaluru
    • 22 days ago
    ₹ Not Disclosed

    Lead Hardware Design Engineer

    • Einfochips
    • 8 - 13 years
    • Pune
    • 25 days ago
    ₹ Not Disclosed

    Senior Physical Design Engineer

    • Einfochips
    • 4 - 9 years
    • Hyderabad
    • 29 days ago
    ₹ Not Disclosed

    Immediate opening For Desktop Support Engineer For Mum / Goa Location

    • Kyndryl
    • 1 - 3 years
    • Mumbai
    • 5 days ago
    ₹ 1.25-3.25 Lacs P.A.

    Capgemini

    Capgemini is a global business and technology transformation partner, helping organizations to accelerate their dual transition to a digital and sustainable world, while creating tangible impact for enterprises and society. It is a responsible and diverse group of 340,000 team members in more than 5...