
Keyskills: sta cadence timing closure synopsys vlsi physical design pt innovus vhdl route3 routing cadence virtuoso drc perl tcl analog layout synthesis cts primetime lvs timing analysis verilog physical verification floor planning pnr tk power integrity