Memory Layout Engineer
- ACL Digital
- 3 - 8 years
- Bengaluru
- 10 months ago
- Email to a friend
- Report this job
Job Description
">
About Us
Roles and Responsibility
Engineer would be responsible for Memory Compiler layout development and verification.
Responsibilities:
Responsible for Memory Compiler layout development and verification.
Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.
Perform layout verification like LVS/ DRC/ Latchup, quality check and documentation.
Responsible for on-time delivery of block-level layouts with acceptable quality.
Demonstrate leadership Skill in planning, area/time estimation, scheduling, delegation and execution to meet project schedule/milestones in multiple project environment.
Guide junior team-members in their execution of Sub block-level layouts review their work.
Contribute to effective project-management.
Effectively communicate with engineering teams in the India Korea teams to assure the success of the layout project.
Should be well familiar with various levels of memory layouts from custom memory bits, leaf cells, control blocks, Read-Write, Sense Amplifiers, decoders.
Should have expertise in floor planning, power planning, block area estimation of memory designs or compliers.
Should be able to perform leaf cell layout development and physical verification.
Should have adequate knowledge of schematics, interface with circuit designer and CAD and process development team.
Good understanding of layout fundamentals i.e. Electro-migration, Latch-up, coupling, crosstalk, IR-drop, parasitic analysis, matching, shielding, etc.
Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,
Excellent in problem-solving skills in solving area, power, performance and physical verification of custom layout.
Experience with Cadence tools including Virtuoso schematic editor Virtuoso layout L, XL Verification tools like Mentor Calibre- Proficient in Device Matching, Parasitic Analysis, Electron Migration, and Isolation Techniques.
Should have leadership qualities and able to do multi-tasking as required.
Should be able to work in a team environment and able to guide and provide technical support to the fellow team members.
Self-motivated, hardworking, goal-oriented and excellent verbal and written communication skills.
Knowledge of Skill coding and layout automation is a plus.
Desired Skills:
Memory Layout
SRAM
Register file
Job Classification
Industry: IT Services & ConsultingFunctional Area / Department: Engineering - Hardware & NetworksRole Category: HardwareRole: Product Design EngineerEmployement Type: Full timeContact Details:
Company: ACL DigitalLocation(s): Bengaluru+ View Contact
Keyskills: Automation Coding Product innovation Project management Consulting CAD Physical verification Scheduling Technical support Virtuoso
Fraud Alert to job seekers!
₹ Not Disclosed
Similar positions
Job Listings
We are in open beta version of website, please let us know if any issues, at: info(at)indigojobs.in