Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Design Verification Lead/Manager @ ACL Digital

Home > Hardware

 Design Verification Lead/Manager

Job Description

Hiring Now ASIC Design Verification Experts | Automotive Chip Projects
Location: Bangalore, Pune, Noida, Chennai
Experience: 3 to 20+ Years | Notice Period: Immediate to 45 Days
Send Resume to: pr*****p@ac*******l.com


JD 1: VIP Development Technical Lead / Manager


  • 1020+ years in UVM-based VIP Development & Integration
  • Strong expertise in PCIe, SerDes, MIPI CSI/DSI, Ethernet, SATA
  • Experience in IP & Chip-Level Verification for automotive SoCs
  • Strong in SystemVerilog, Assertions, and Protocol Checkers
  • Ability to lead verification strategy and mentor IC team members
  • Excellent debugging, ownership, and communication skills
  • IC + Team Leadership responsibility in a global ODC setup

JD 2: Processor-based SoC / Subsystem DV Lead & Engineer Roles


  • Lead (15+ yrs): Strong in ARM Cortex-M/A, SoC bring-up (boot code, ISRs), AMBA protocols
    Led 23 SoC DV projects, 10+ team size, Xtensa experience is a plus
  • Engineer (310yrs):
    SoC DV with C/Assembly testcases, SV/UVM, AHB/AXI protocol (Team: 9)
    SoC or IP DV with SV/UVM, AHB/AXI, C/ASM optional (Team: 6)

Why Join Us?

  • Work on flagship automotive chip programs
  • Fast-track your career with IC & Lead roles
  • Get rewarded with attractive referral bonuses

Job Classification

Industry: Electronic Components / Semiconductors
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Verification Team Lead
Employement Type: Full time

Contact Details:

Company: ACL Digital
Location(s): Pune

+ View Contactajax loader


Keyskills:   SV SOC IP VERIFCATION UVM SUBSYSTEM C++ C

 Fraud Alert to job seekers!

₹ 40-75 Lacs P.A

Similar positions

ASIC Engineer, Design Verification

  • Meta
  • 8 - 13 years
  • Bengaluru
  • 2 days ago
₹ Not Disclosed

Asic Dv Engineer, Simulation Acceleration And Hybrid Verification

  • Meta
  • 6 - 11 years
  • Bengaluru
  • 2 days ago
₹ Not Disclosed

Design Verification Engineering Manager

  • Meta
  • 12 - 17 years
  • Bengaluru
  • 2 days ago
₹ Not Disclosed

Senior FPGA Design Engineer - Module Lead

  • Unistring Tech
  • 5 - 10 years
  • Hyderabad
  • 4 days ago
₹ Not Disclosed

ACL Digital

Company DetailsVOLANSYS (An ACL Digital Company)