Design Verification Engineer
- ACL Digital
- 5 - 10 years
- Pune
- 1 month ago
- Email to a friend
- Report this job
Job Description
Design Verification Engineer (5 to 12 Years)
SoC/IP Verification
Company: ACL Digital (Wafer space Semiconductor)
Location [Bangalore/Pune]
Experience: 5 to 12 Years
Openings: 10 Positions
Preferred - Immediate to 45 Days (Notice Period)
Job Description:
ACL Digital is hiring experienced Design Verification Engineers to work on leading-edge processor-based SoCs and IPs. Notice Period-Prefer less Notice period or serving.
- Strong understanding of design verification methodologies (UVM, SV, etc.)
- Experience with industry-standard protocols (AXI, DDR, PCIe, etc.)
- Familiarity with ASIC and SoC design flows.
- Proficiency in scripting languages (Python, Perl)
- Experience with simulation tools and debuggers.
- Strong problem-solving and analytical skills
- Communication and collaboration skills to work effectively with cross-functional teams
Key Responsibilities:
- Developing test plans
- Coding and bring up of asm, c++ tests
- UVM test bench components coding and maintaining
- Debugging regression fails
- Protocol: AMBA, AXI, PCIE, USB, MIPI
Job Classification
Industry: Electronic Components / SemiconductorsFunctional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Design Verification Engineer
Employement Type: Full time
Contact Details:
Company: ACL DigitalLocation(s): Pune
Keyskills: Design Verification UVM Ip Verification Axi ASIC Verification Amba OVM Verilog SOC Verification Functional Verification
Similar positions
Job Listings
We are in open beta version of website, please let us know if any issues, at: info(at)indigojobs.in