Position: (VLSI) Design Verification (DV) Desired Profile Skills: Functional specifications of the IPs, subsystems and SOC Reviewing and Revising System Verilog UVM Performing RTL simulations using Synopsys and Cadence simulators Performing UPF Notice Period: Immediate Joiners Education: BE, B.Tech, ME, M.Tech Location: Bangalore, Hyderabad, Kochin, Pune Email: hidden_email,
Employement Category:
Employement Type: Full time Industry: Engineering / Construction Role Category: Not Specified Functional Area: Not Specified Role/Responsibilies: Hiring For (vlsi) Design Verification (dv)