Your browser does not support javascript! Please enable it, otherwise web will not work for you.

RTL Design Engineer Job in Pixxel at All India @ Uplers

Home >

 RTL Design Engineer Job in Pixxel at All India

Job Description

    Home Team Job posted on Feb 14, 2025 Employee Type Full-Time Experience range (Years) 2 years - 4 years Role: RTL Engineer Employment Type: Full Time Educational Qualification: Bachelor's degree in Electrical Engineering, Computer Science, or a related field. Work Experience: 24 years of industry experience. Role Description: Pixxel is widely considered to be one of the fastest-growing aerospace start-ups. We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of earth observation. Come join our Avionics team and help us build future architectures that will continue to drive us forward in the field. Responsibilities & Duties: Participate in next-generation system architecture a full system effort spanning mission planning, software, hardware, and other sub-systems. Understand the design requirements, establish the design infrastructure, support verification engineers, and test the correctness of the design. Realize high-reliability digital design targeting state-of-the-art Xilinx FPGAs. Participate in conceptual design studies of new spacecraft. Desirable Skills & Certifications: Comfortable working with Xilinx Vivado Design Suite. Experience with external memories (SSD, FLASH, etc.); high-speed transceivers for protocols such as PCIe, SATA; and memory-mapped interfaces such as AXI, Wishbone, Avalon. Using advanced design methodologies like Hierarchical Design. Experience using lab equipment: high-speed oscilloscopes, logic and protocol analyzers, spectrum analyzers, etc. Experience with schematic design and board bring-up is a plus point. Would be great if you have A Bachelors Degree in EE, CS or CE (or a related field) with at least 2+ years of relevant experience or an Advanced Degree (Masters or PhD). Excellent knowledge of hardware description languages (Verilog/System Verilog/VHDL). Strong understanding of computer architecture and logic design, and serial interfaces SPI, I2C, LVDS, etc. Solid understanding of timing principles, including clock domain crossing and timing closure. Experience with FPGA tools (e.g Vivado) and HDL Simulation Tools (ModelSim). Strong debugging and analytical skills. Strong communication skills and the ability to work in a small team are a huge plus. Solid programming skills (C / C++, Python, Matlab). Candidate Acumen: A strong desire to work in an unstructured, high-growth, fast-paced start-up environment> Benefits: Health insurance coverage Unlimited leaves & flexible working hours Role-based remote work and work-from-home benefit Relocation assistance Professional Mental Wellness services Creche facility for primary caregivers (limited to India) Employee Stock Options for all hires About Pixxel Pixxel is a space data company, building a constellation of hyperspectral earth imaging satellites and the analytical tools to mine insights from that data. Pixxels constellation is designed to provide global coverage every 24 hours and help detect, monitor, and predict global phenomena across agriculture, mining, environment and energy use cases. Pixxel is on a mission to build a health monitor for the planet through a constellation of cutting-edge hyperspectral small satellites. This unique hyperspectral capability will be the key to unearth underlying, unseen problems that are invisible to satellites in orbit today. Pixxel has collaborated with prominent organizations such as the Indian Space Research Organization, NASA JPL, and SpaceX among other leaders in the space industry. The organization is backed by Lightspeed, Radical Ventures, Relativity's Jordan Noone, Seraphim Capital, Ryan Johnson, Blume Ventures, Sparta LLC and Accenture among others. Recently, Pixxel successfully raised $36 Million in its Series B funding round, with participation from new investors like Google, alongside existing investors, bringing the company's total venture funding to $71 Million. To know more about us, visit https://www.pixxel.space.,

Employement Category:

Employement Type: Full time
Industry: Engineering / Construction
Role Category: Not Specified
Functional Area: Not Specified
Role/Responsibilies: RTL Design Engineer Job in Pixxel at All India

Contact Details:

Company: Pixxel
Location(s): All India

+ View Contactajax loader


Keyskills:   Verilog System Verilog VHDL SPI I2C LVDS C Python Matlab

 Job seems aged, it may have been expired!
 Fraud Alert to job seekers!

₹ Not Specified

Similar positions

Sr. Scheduler Engineer

  • Phebus Hr Advisory
  • 10 to 14 Yrs
  • karnataka
  • 18 hours ago
₹ Not Disclosed

Oracle Database Administrator (24/7 Support)

  • Phebus Hr Advisory
  • 8 to 12 Yrs
  • Maharashtra
  • 1 day ago
₹ Not Disclosed

Data Analyst - Big Data Tools

  • BSRI Solutions
  • 3 to 7 Yrs
  • Chennai
  • 1 day ago
₹ Not Disclosed

Software QA Engineer needed for an AI Startup

  • Gtrl
  • 4 to 8 Yrs
  • Chennai
  • 2 days ago
₹ Not Disclosed

Uplers

Uplers is a one-stop digital services company delivering end-to-end web, design, digital marketing, and email production services to businesses and agencies across 52+ Nations. Backed by a team of 550+ digital expert.