
Keyskills: RTL coding Verilog VHDL SV bus protocols AHB AXI formal verification mobile Multimedia DSP timing closure Perl
About Edify, which is an initiative of DRS Group, caters to the varied requirements of different stages of schooling that is Pre-Primary, Primary, Secondary and Higher Secondary education. While maintaining the highest standards and quality of education, DRS Group offers different types of schools...