Job Description Masters/ Bachelors in EE/EC/CS with 4-10 years of experience in IP/SoC/ASIC Verification. Experience with System Verilog and UVM. Develop verification IP which can be reused at different levels of verification: block level, sub-system level, SoC level, etc Candidates are expected to have designed and developed UVM, SVTB and have previously composed functional coverage and assertions, preferably using System Verilog. Knowledge in Networking domain like Ethernet, Cryptography protocols etc - an advantage Expertise in Scripting languages like Perl/Python Excellent communication, problem solving and analytical skills
Employement Category:
Employement Type: Full timeIndustry: SemiconductorFunctional Area: IT- HardwareRole Category: Verification EngineerRole/Responsibilies: Verification Engineers/Sr. Engineers/Lead/Manager : DV
Contact Details:
Company: Koral Human ResourceLocation(s): Bengaluru