Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Verification Engineers/Sr. Engineers/Lead/Manager : DV @ Koral Human Resource

Home > Verification Engineer

 Verification Engineers/Sr. Engineers/Lead/Manager : DV

Job Description

Job Description
Masters/ Bachelors in EE/EC/CS with 4-10 years of experience in IP/SoC/ASIC Verification.
Experience with System Verilog and UVM. Develop verification IP which can be reused at different levels of verification: block level, sub-system level, SoC level, etc
Candidates are expected to have designed and developed UVM, SVTB and have previously composed functional coverage and assertions, preferably using System Verilog.
Knowledge in Networking domain like Ethernet, Cryptography protocols etc - an advantage
Expertise in Scripting languages like Perl/Python
Excellent communication, problem solving and analytical skills

Employement Category:

Employement Type: Full time
Industry: Semiconductor
Functional Area: IT- Hardware
Role Category: Verification Engineer
Role/Responsibilies: Verification Engineers/Sr. Engineers/Lead/Manager : DV

Contact Details:

Company: Koral Human Resource
Location(s): Bengaluru

+ View Contactajax loader


 Job seems aged, it may have been expired!
 Fraud Alert to job seekers!

₹ Not Specified

Koral Human Resource

Leading service based company