We are a team developing Test Chip and SOC for critical IPs at Intel. All test chips will go through Concept to Design to Tape-IN. Team also support post silicon team in power on enablement.
All IPs will be silicon tested using our test vehicle.
We also implement cutting edge SOC for new architectures for proof of concept before intercepting product SOC. This position is to support RTL to Netlist and Timing Convergence.
Candidate should be able to support synthesis of RTL and generate netlist, which will be delivered to Physical design team for implementation.
Candidate will also work with Design Enabling team (TFM - tools flows and methodology team) to come up with flow for netlist creation, generate synthesis netlist for SOC. Should be able to work with partition owners in generation of netlist using the flow. Candidate will own STA for Full Chip.
Candidate should generate FC timing ECOs and work with Partition Physical Design Engineers for full chip timing convergence.
Candidate with FEV background will be considered with preference.
Candidate should be able to work with junior engineers working on the same domain.

Keyskills: STA VLSI SOC Team development Silicon RTL IPS Physical design Testing
Our Client is a mid level web and mobile application development company located at Kovilambakkam.