Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Soc Synthesis Fev And Sta Convergence Engineer @ Intel

Home > DBA / Data warehousing

 Soc Synthesis Fev And Sta Convergence Engineer

Job Description

We are a team developing Test Chip and SOC for critical IPs at Intel. All test chips will go through Concept to Design to Tape-IN. Team also support post silicon team in power on enablement.

 All IPs will be silicon tested using our test vehicle.

We also implement cutting edge SOC for new architectures for proof of concept before intercepting product SOC. This position is to support RTL to Netlist and Timing Convergence.

 Candidate should be able to support synthesis of RTL and generate netlist, which will be delivered to Physical design team for implementation.

 Candidate will also work with Design Enabling team (TFM - tools flows and methodology team) to come up with flow for netlist creation, generate synthesis netlist for SOC. Should be able to work with partition owners in generation of netlist using the flow. Candidate will own STA for Full Chip.

 Candidate should generate FC timing ECOs and work with Partition Physical Design Engineers for full chip timing convergence.

 Candidate with FEV background will be considered with preference.

 Candidate should be able to work with junior engineers working on the same domain.



Minimum Experience of the candidate should be 6 to 8 years. Higher experienced candidate may also apply with a better position and pay package. Minimum Qualifications:
Bachelors of Engineering in ECE, CSE, EEE Preferred Qualifica

Job Classification

Industry: Electronic Components / Semiconductors
Functional Area: Engineering - Software,
Role Category: DBA / Data warehousing
Role: DBA / Data warehousing
Employement Type: Full time

Education

Under Graduation: B.Tech/B.E. in Production/Industrial
Post Graduation: Any Postgraduate
Doctorate: Any Doctorate

Contact Details:

Company: Intel
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   STA VLSI SOC Team development Silicon RTL IPS Physical design Testing

 Job seems aged, it may have been expired!
 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

Engineer - System Database (DA1)

  • Microland
  • 0 - 2 years
  • Bengaluru
  • 5 days ago
₹ Not Disclosed

Senior Database Reliability Engineer (DBRE)

  • Tata Consultancy
  • 5 - 10 years
  • Bengaluru
  • 6 days ago
₹ Not Disclosed

Software Engineer /Senior Software Engineer -Power BI Developer

  • CGI
  • 3 - 6 years
  • Bengaluru
  • 6 days ago
₹ Not Disclosed

Associate Process Manager

  • eClerx
  • 4 - 8 years
  • Pune
  • 7 days ago
₹ Not Disclosed

Intel

Our Client is a mid level web and mobile application development company located at Kovilambakkam.