Candidates can login here to view contacts and apply.
Attach Resume Max 2.38 MB (RTF, PDF, DOC, DOCX formats only parsed) Please, check the file size and type.
Keyskills: Debugging RTL in block and/or chip-level IP block interoperability and SOC/System level Uvm Full Chip Verification. Writing System Verilog Assertions (SVAs). HW/SW Co-Verification NC Verilog QuestaSim.
We will notify the employer with your details. You can also attach a resume or a cover letter.
Attach ResumeMax 2.38 MB (RTF, PDF, DOC, DOCX formats only parsed) Please, check the file size and type.
Synergic Emergence MORE