Your browser does not support javascript! Please enable it, otherwise web will not work for you.

Design Verification Engineer @ Synergic Emergence

Home > Software Developer

 Design Verification Engineer

Job Description

Employement Category:

Employement Type: Full time
Industry: Semiconductor
Functional Area: IT
Role Category: Software Developer
Role/Responsibilies: Design Verification Engineer

Contact Details:

Company: Synergic Emergence
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   Debugging RTL in block and/or chip-level IP block interoperability and SOC/System level Uvm Full Chip Verification. Writing System Verilog Assertions (SVAs). HW/SW Co-Verification NC Verilog QuestaSim.

 Job seems aged, it may have been expired!
 Fraud Alert to job seekers!

₹ Not Specified

Synergic Emergence

Synergic Emergence