Client: Large Service Company in Semiconductors, part of MNC with revenue of Multi- Billion USD
Requirement-1
Location: Ahmedabad
8-13 yrs
Hands on experience in various DFT aspects like
Scan insertion,
MBIST
and JTAG,
ATPG,
Pattern validation at block level as well as Fullchip level
- Synopsys tools:
DFT MAX,
TetraMAX
OR Cadence tools:
RTL Compiler,
Encounter Test
OR Mentor Graphics tools:
Tessent tool chain,
TestKompress
- Debussy,
VCS/
Questa
/IUS -
PT tool from Synopsys
Requirement2
Noida
6-11 Years
Incumbent will be responsible for Scan insertion and validation, IP Test, IO Tests, BIST, MBIST insertion and validation, ATPG and Pattern validation w/wo Timing, DFT mode timing Analysis and sign off.
Be responsible for a comprehensive DFT plan and development of the DFT mode timing constraints (SDC)
Incumbent to work with DFT and cross functional teams
To architect and implement solutions for Scan and built-in self-test (Memory and Logic BIST) circuitry to test devices in SoC/chip
The Lead engineers and coordinate all the DFT activities
Assist to close STA timing across all DFT modes for blocks and top
Responsible for flow-automation
To ensure successful delivery of all the project deliverable to customers
Contact: Uday Bhaskar
Mulya Technologies
"Mining the Knowledge Community"
Email id : mu**********r@ya**o.com
Mulya Consulting We are a global, rapidly growing cybersecurity company with over 600 employees across our offices in North America, Europe, Asia Pacific & Latin America. The Director of Engineering in India is a new and pivotal role as you will define the strategic vision for our R&D te...